在招职位 0
订阅提醒 登录
发布于 2026-10-19 英文原文

高级模拟设计工程师

Senior Analog Design Engineer

ルネサス エレクトロニクス

职种工程 雇用形态—
工作地点美国(提供搬迁协助) 薪资面议

职位概要

Renesas正在招聘高级模拟设计工程师,负责为先进集成电路和电源管理应用设计开发CMOS模拟及混合信号电路。该职位需独立负责分配的模拟模块和子系统,涵盖规格制定、设计、验证、硅片表征至量产全过程,并与模拟设计、数字设计、验证、版图、应用、测试及产品工程团队协作。主要职责包括:设计仿真验证CMOS模拟电路与子系统;将产品和系统需求转化为电路级规格;负责放大器、比较器、振荡器、LDO、电压电流基准、偏置电路等设计;评估PVT条件下电路性能;指导版图实现;参与各级设计评审;进行硅片调试与实验室评估;编写设计文档;指导初级工程师。要求具备模拟或混合信号IC设计实操经验、扎实的CMOS晶体管级设计与仿真能力、熟悉Cadence EDA工具、了解模拟版图原理、具备硅片表征调试经验及跨团队协作能力。优先考虑有PMIC、DC/DC转换器、PLL、滤波器或混合信号验证经验者。学历要求:电子工程等相关专业学士+5年经验,或硕士+3年经验,或博士无经验要求。Renesas提供有竞争力的薪酬福利,致力于多元包容的工作环境。

职位描述

Company Description Job Description Renesas is seeking a Senior Analog Design Engineer to design and develop CMOS analog and mixed-signal circuits for advanced integrated circuits and power-management applications. In this role, you will own assigned analog blocks and subsystems from specification through design, verification, silicon characterization, and production. You will work independently on complex technical problems while collaborating with engineers across Analog Design, Digital Design, Verification, Layout, Applications, Test, and Product Engineering. This is an opportunity for an experienced analog IC designer to take meaningful ownership of silicon while continuing to expand technical depth in mixed-signal and power-management design. Relocation assistance is available for qualified candidates throughout the United States. Responsibilities Design, simulate, and verify CMOS analog circuits and subsystems for mixed-signal and power-management ICs. Translate product and system requirements into circuit-level specifications and practical design solutions. Take ownership of assigned circuit blocks from specification through silicon validation and production release. Design circuits such as amplifiers, comparators, oscillators, LDOs, voltage and current references, bias circuits, and related analog functions. Evaluate circuit performance across process, voltage, and temperature conditions and identify technical risks. Work closely with Layout Engineering to guide physical implementation and ensure layout quality and circuit performance. Participate in block-, subsystem-, and chip-level design and verification reviews. Perform silicon debugging, characterization, and laboratory evaluation of assigned designs. Collaborate with Applications, Verification, Test, and Product Engineering to support qualification, test development, and production ramp. Develop and maintain design specifications, simulation results, design-review materials, and technical documentation. Apply sound engineering judgment to resolve complex technical problems and adapt established approaches where appropriate. Share technical knowledge and provide guidance to less experienced engineers. Qualifications Hands-on experience in analog or mixed-signal integrated circuit design. Strong CMOS transistor-level circuit design and simulation experience. Experience designing analog circuit functions such as amplifiers, comparators, LDOs, oscillators, voltage references, current references, or bias circuits. Strong proficiency with industry-standard EDA tools and the Cadence design environment. Understanding of analog layout principles and the relationship between circuit design and physical implementation. Experience with silicon characterization, debugging, or laboratory evaluation. Strong analytical and problem-solving skills with the ability to independently resolve complex technical issues. Ability to work effectively across multidisciplinary and geographically distributed engineering teams. Strong written, verbal, presentation, and technical communication skills. Preferred Qualifications Experience with PMIC or mixed-signal IC products. Experience with DC/DC converters, power conversion, PLLs, filters, or other mixed-signal circuit functions. Experience with analog mixed-signal or chip-level verification. Experience supporting DFT, test development, qualification, or production ramp. Education & Experience Bachelor’s degree in Electrical Engineering, Electronics Engineering, Microelectronics Engineering, or a related discipline with a minimum of 5 years of related experience; or Master’s degree in a related engineering discipline with a minimum of 3 years of related experience; or PhD in a related engineering discipline with no minimum years of related experience required; or Equivalent relevant education and work experience. Additional Information Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier . With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world‑leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future. At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives. We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process. Are you ready to join our team and shape the future with us? Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement . Renesas Electronics deals with dual-use technology that is subject to U.S. export controls regulations. Under these regulations it may be necessary for Renesas to obtain U.S. government export license prior to release of technology to certain persons. The decision whether or not to file or pursue an export license application is at the sole discretion of Renesas.